

Claims

WHAT IS CLAIMED IS:

Sub A 5

1. A signal phase shifting circuit operative to shift the phase of an input signal based on a reference signal comprising:
 - a reference signal period dividing circuit having:
 - a first input that receives the reference signal,
 - a second input that receives a feedback control signal,
 - 10 a phase shift generating circuit operatively responsive to the reference signal and the feedback control signal;
 - an output that provides a voltage controlled delay control signal for a variable delay circuit, and
 - 15 a feedback delay matching array operatively coupled to an output of the phase shift generating circuit, that produces the feedback control signal; and
 - the variable delay circuit including an input that receives the input signal and being operatively responsive to the delay control signal, to provide a phase shifted output signal of the input signal.
- 20 2. The signal phase shifting circuit of claim 1 wherein the variable delay circuit includes a delay stage and at least one phase shifted output signal drive buffer operatively coupled to the delay stage.
- 25 3. The signal phase shifting circuit of claim 2 wherein the feedback delay matching array includes a plurality of serially coupled buffer stages operatively coupled to compensate for delay variations associated with the at least one phase shifted output signal drive buffer.
- 30 4. The signal phase shifting circuit of claim 1 wherein the variable delay circuit includes a delay stage and at least one multiplexer operatively coupled to vary a

delay setting of the variable delay stage, and at least one phase shifted output signal drive buffer operatively coupled to an output of the at least one multiplexer.

Sub A)

5. The signal phase shifting circuit of claim 4 wherein the feedback delay matching array includes a plurality of serially coupled multiplexer and buffer stages operatively coupled to compensate for delay variations associated with the at least one multiplexer and the at least one phase shifted output signal drive buffer in the variable delay circuit.

10 6. The signal phase shifting circuit of claim 1 including a data latch having a first input operatively coupled to receive data, and a second input operatively coupled to receive the phase shifted output signal.

15 7. The signal phase shifting circuit of claim 1 wherein the reference signal is a CLOCK signal and wherein the input signal is a STROBE signal and wherein the phase shifted output signal is a phase shifted STROBE signal associated with a double data rate communication.

20 8. The signal phase shifting circuit of claim 1 wherein the phase shift generating circuit includes a plurality of serially coupled buffers that form a controlled delay stage and wherein the feedback delay matching array includes a plurality of serially coupled multiplexer and buffer stages operatively coupled to the plurality of serially coupled buffers.

9. A signal phase shifting circuit operative to shift the phase of a strobe signal based on a reference signal comprising:

a reference signal period dividing circuit having:

a first input that receives the reference signal,

a second input that receives a feedback control signal,

a phase shift generating circuit that includes a delay lock loop

circuit operatively responsive to the reference signal and the feedback control signal wherein the delay lock loop circuit includes:

a phase/frequency detection circuit that compares the

10 reference signal and the feedback control signal,

a charge pump circuit operatively coupled to the

phase/frequency detection circuit, and

a loop filter operatively responsive to an output from the

charge pump circuit, that provides a delay control signal for a

variable delay circuit, and

a feedback delay matching array operatively coupled to an output

of the phase shift generating circuit, that produces the feedback control signal; and

the variable delay circuit including an input that receives the input signal

20 and being operatively responsive to the delay control signal, to provide a phase shifted output signal.

10. The signal phase shifting circuit of claim 9 wherein the variable delay circuit includes a delay stage and at least one multiplexer operatively coupled to vary a 25 delay setting of the variable delay stage, and at least one phase shifted output signal drive buffer operatively coupled to an output of the at least one multiplexer.

11. The signal phase shifting circuit of claim 10 wherein the feedback delay matching array includes a plurality of serially coupled multiplexer and buffer stages 30 operatively coupled to compensate for delay variations associated with the at least

Sub A

one multiplexer and the at least one phase shifted output signal drive buffer in the variable delay circuit.

12. The signal phase shifting circuit of claim 9 wherein the reference signal is a CLOCK signal and wherein the input signal is a STROBE signal and wherein the phase shifted output signal is a phase shifted STROBE signal associated with a double data rate communication.

5

13. The signal phase shifting circuit of claim 9 wherein the phase shift generating circuit includes a plurality of serially coupled buffers that form a controlled delay stage and wherein the feedback delay matching array includes a plurality of serially coupled multiplexer and buffer stages operatively coupled to the plurality of serially coupled buffers.

10

Sub A⁵

14. A data receiving circuit having a signal phase shifting circuit operative to shift the phase of a strobe signal based on a reference signal comprising:

a reference signal period dividing circuit having:

a first input that receives the reference signal,

a second input that receives a feedback control signal,

a phase shift generating circuit that includes a delay lock loop circuit operatively responsive to the reference signal and the feedback control signal wherein the delay lock loop circuit includes:

a phase/frequency detection circuit that compares the

10 reference signal and the feedback control signal,

a charge pump circuit operatively coupled to the

phase/frequency detection circuit, and

a loop filter operatively responsive to an output from the

charge pump circuit, that provides a control signal for a variable delay circuit, and

15 a feedback delay matching array operatively coupled to an output of the phase shift generating circuit, that produces the feedback control signal;

the variable delay circuit being operatively responsive to the control signal

20 that provides a phase shifted output signal, and including an input that receives the input signal; and

a data latch having a first input operatively coupled to receive data, and a second input operatively coupled to receive the phase shifted output signal.

25 15. The signal phase shifting circuit of claim 14 wherein the variable delay circuit includes a delay stage and at least one multiplexer operatively coupled to vary a delay setting of the variable delay stage, and at least one phase shifted output signal drive buffer operatively coupled to an output of the at least one multiplexer.

30 16. The signal phase shifting circuit of claim 15 wherein the feedback delay matching array includes a plurality of serially coupled multiplexer and buffer stages

Sub A1

operatively coupled to compensate for delay variations associated with the at least one multiplexer and the at least one phase shifted output signal drive buffer in the variable delay circuit.

5 17. The signal phase shifting circuit of claim 15 wherein the reference signal is a CLOCK signal and wherein the input signal is a STROBE signal and wherein the phase shifted output signal is a phase shifted STROBE signal associated with a double data rate communication.

10 18. The signal phase shifting circuit of claim 14 wherein the phase shift generating circuit includes a plurality of serially coupled buffers that form a controlled delay stage and wherein the feedback delay matching array includes a plurality of serially coupled multiplexer and buffer stages operatively coupled to the plurality of serially coupled buffers.

15

Add A1
Add A2